Logo Questions Linux Laravel Mysql Ubuntu Git Menu
HTML CSS JAVASCRIPT SQL PYTHON PHP BOOTSTRAP JAVA JQUERY R React Kotlin
 

New posts in x86

Does any floating point-intensive code produce bit-exact results in any x86-based architecture?

c x86 ieee-754 fast-math

Need C compiler for Windows 7 64-bit, to compile to DOS target

c x86 32bit-64bit borland-c++ djgpp

Why aren't the higher 16-bits in EAX accessible by name (like AX, AH and AL)? [duplicate]

assembly x86

Assembly - x86 call instruction and memory address?

assembly linker x86 nasm masm

Creating a simple multiboot kernel loaded with grub2

assembly x86 kernel osdev grub

All asm labels becoming symbols in executable file

assembly linker x86 nasm elf

Find the first instance of a character using simd

x86 sse simd avx avx2

Can and does the compiler optimize out two atomic loads? [duplicate]

c++ gcc x86 atomic compiler-optimization

conditional jumps -- comparing c code to assembly

c assembly x86

Can I pop from the middle of a stack?

assembly x86 callstack abi red-zone

Does a zero change jump on x86 clear the instruction prefetch queue?

assembly x86

When should I use size directives in x86?

assembly x86 x86-64 directive

how to get address of variable and dereference it in nasm x86 assembly?

pointers assembly x86 nasm

How does xchg work in Intel Assembly Language

assembly x86

What does __asm volatile ("pause" ::: "memory"); do?

c++ assembly parallel-processing x86 inline-assembly

How to tell length of an x86-64 instruction opcode using CPU itself?

x86 x86-64 cpu-architecture opcode micro-architecture

How do I link a C++ subroutine to an x86 assembly program?

c++ gcc assembly x86 nasm

How do Intel CPUs that use the ring bus topology decode and handle port I/O operations

io x86 intel hardware cpu-architecture

AVX2 instructions latency and throughput

performance x86 x86-64 simd avx2

How to properly setup SS, BP and SP in x86 Real Mode?

assembly x86 callstack bios
« Newer Entries Older Entries »