Questions
Linux
Laravel
Mysql
Ubuntu
Git
Menu
HTML
CSS
JAVASCRIPT
SQL
PYTHON
PHP
BOOTSTRAP
JAVA
JQUERY
R
React
Kotlin
×
Linux
Laravel
Mysql
Ubuntu
Git
New posts in x86
What registers does strcmp evaluate? x86 Assembly
Oct 16, 2025
assembly
x86
What is "=qm" in extended assembler
Oct 17, 2025
gcc
assembly
syntax
x86
inline-assembly
Memcpy takes the same time as memset
Oct 17, 2025
c
linux
memory
x86
malloc
How does DC PMM (memory mode) cache coherence behave?
Oct 17, 2025
x86
intel
cpu-architecture
cpu-cache
persistent-memory
What's ARM instruction equivalent to Intel's xchgl?
Oct 16, 2025
gcc
assembly
x86
arm
Do terms like direct/indirect addressing mode actual exists in the Intel x86 manuals
Oct 14, 2025
assembly
x86
addressing-mode
How is the bootstrap processor (BSP) selected on Intel ring and mesh architectures
Oct 15, 2025
x86
intel
cpu-architecture
boot
multicore
How much of this is needed to read ticks from the BIOS (8086)?
Oct 13, 2025
c
assembly
x86
x86-16
dos
uhex$ in masm assembly
Oct 14, 2025
assembly
x86
masm
masm32
Why do mem_load_retired.l1_hit and mem_load_retired.l1_miss not add to the total number of loads?
Oct 14, 2025
caching
x86
x86-64
cpu-architecture
perf
MDR, MAR Registers, in Relation to Assembly Language
Sep 22, 2025
assembly
x86
cpu-architecture
OR instruction in assembly into ECX register
Sep 22, 2025
assembly
x86
set the alignment of the data segment in TASM ideal mode
Sep 21, 2025
assembly
x86
dos
x86-16
tasm
How to display 11.1 after div in assembly?
Sep 19, 2025
assembly
x86
x86-16
How to get the total size of the NASM-assembled instructions in a boot sector?
Sep 18, 2025
assembly
x86
nasm
boot
compile-time
Why is the default alignment for `int64_t` 8 byte on 32 bit x86 architecture?
Sep 19, 2025
c++
x86
memory-alignment
Assembly function address table and data under the function or in data section
Sep 19, 2025
assembly
x86
x86-64
micro-optimization
static-data
How can I get g++ to issue a warning when converting int64_t to int?
Sep 19, 2025
c++
linux
x86
g++
Fastest way to set a single memory cell to zero or a constant in x86 assembly?
Sep 19, 2025
assembly
x86
x86-64
zero
micro-optimization
Why do we use sub esp, 4 instead of push a register in assembly?
Sep 18, 2025
assembly
optimization
x86
stack
cpu-registers
« Newer Entries
Older Entries »