Questions
Linux
Laravel
Mysql
Ubuntu
Git
Menu
HTML
CSS
JAVASCRIPT
SQL
PYTHON
PHP
BOOTSTRAP
JAVA
JQUERY
R
React
Kotlin
×
Linux
Laravel
Mysql
Ubuntu
Git
New posts in x86
Is the EAX register optimized for calculations on modern processors?
Oct 18, 2025
assembly
x86
intel
How do I move the VALUE in a register to a memory variable in NASM?
Oct 17, 2025
assembly
x86
nasm
No epb/eip registers in gdb "info frame"
Oct 18, 2025
c
x86
gdb
buffer-overflow
Why is no value returned if a function does not explicity use 'ret'
Oct 18, 2025
assembly
x86
Can't get welcome messages to load in QEMU
Oct 18, 2025
c
assembly
x86
bootloader
osdev
Android live build jars: arm64, armabi, mips, mips64, x86
Oct 18, 2025
android
jar
x86
mips
What if there is no return statement in a CALLed block of code in assembly programs
Oct 18, 2025
assembly
x86
`or al, al` in x86 assembly
Oct 18, 2025
assembly
x86
How does branch prediction interact with the instruction pointer
Oct 18, 2025
assembly
x86
cpu
cpu-architecture
branch-prediction
Assembly, detecting overflow register
Oct 18, 2025
assembly
x86
overflow
integer-overflow
How does perf use the offcore events?
Oct 17, 2025
linux-kernel
x86
perf
intel-pmu
creating a 32-bit binary file with nonzero org with TASM+TLINK
Oct 17, 2025
assembly
x86
tasm
x86 register names, addressing modes, displacement, and storage
Oct 17, 2025
assembly
x86
masm
addressing-mode
Keep getting e8 00 00 00 00 as the machine code to call a function in assembly
Oct 17, 2025
assembly
linker
x86
disassembly
machine-code
is boost::random::uniform_real_distribution supposed to be the same across processors?
Oct 17, 2025
c++
random
x86
boost
How does memory allocation happen at the lowest level in an operating system?
Oct 17, 2025
c
memory
memory-management
x86
operating-system
Tool to decode the page tables and descriptor tables from a RAM snapshot
Oct 17, 2025
linux-kernel
x86
reverse-engineering
intel
disassembly
How does CMPXCHG affect FLAGS register?
Oct 17, 2025
assembly
x86
intel
instruction-set
compare-and-swap
how do i get the cpu information for my computer i.e functional units/latency etc
Oct 17, 2025
assembly
x86
cpu-architecture
micro-architecture
Why can GCC only do loop interchange optimization when the int size is a compile-time constant?
Oct 16, 2025
c
gcc
optimization
x86
compiler-optimization
Older Entries »