Questions
Linux
Laravel
Mysql
Ubuntu
Git
Menu
HTML
CSS
JAVASCRIPT
SQL
PYTHON
PHP
BOOTSTRAP
JAVA
JQUERY
R
React
Kotlin
×
Linux
Laravel
Mysql
Ubuntu
Git
New posts in verilog
Read and write array from txt in Verilog
Oct 21, 2025
file
save
load
verilog
How to check signal drive strength?
Oct 19, 2025
verilog
system-verilog
Order of bits in reg declaration
Oct 20, 2025
verilog
system-verilog
using always@* | meaning and drawbacks
Oct 17, 2025
verilog
hdl
system-verilog
Inertial delay in Verilog HDL
Oct 17, 2025
verilog
Passing parameters between Verilog modules
Oct 17, 2025
parameter-passing
verilog
vivado
Read binary file data in Verilog into 2D Array
Oct 16, 2025
verilog
system-verilog
Are Verilog directives mandatory, e.g. timescale?
Oct 15, 2025
verilog
directive
How do you initialize a parameter array in Verilog
Oct 13, 2025
verilog
Verilog array syntax
Sep 19, 2025
verilog
Verilog bitwise or ("|") monadic
Sep 18, 2025
verilog
Why is output not driven through interface clocking block?
Sep 17, 2025
interface
verilog
system-verilog
Is it possible to compile System Verilog functions to C or C++?
Sep 15, 2025
c++
c
code-reuse
verilog
system-verilog
Verilog - difference between %0d and %d [duplicate]
Sep 15, 2025
verilog
Reduce array to sum of elements
Sep 15, 2025
verilog
Verilog OR of array elements
Sep 15, 2025
arrays
for-loop
verilog
system-verilog
Comprehensive list of RTL pragma directive triggers
Sep 14, 2025
vhdl
verilog
Using a continous assignment in a Verilog procedure?
Sep 14, 2025
verilog
fpga
system-verilog
In Verilog, I'm trying to use $readmemb to read .txt file but it only loads xxxxx (don't cares) on memory
Sep 14, 2025
memory
verilog
quartus
test-bench
Older Entries »
Menu