Logo Questions Linux Laravel Mysql Ubuntu Git Menu
HTML CSS JAVASCRIPT SQL PYTHON PHP BOOTSTRAP JAVA JQUERY R React Kotlin
 

New posts in cpu-architecture

What does the processor do while waiting for a main memory fetch

cpu cpu-architecture cpu-cache

Updating page table when an entry is evicted from TLB

operating-system cpu-architecture virtual-memory tlb page-tables

Was there a P4 model with double-pumped 64-bit operations?

x86 x86-64 intel cpu-architecture

Can a load or store be reordered before a conditional?

c++ concurrency language-lawyer cpu-architecture lock-free

Do store instructions block subsequent instructions on a cache miss?

c++ concurrency x86 cpu-architecture cpu-cache

Does it cost significant resources for a modern CPU to keep flags updated?

performance assembly cpu-architecture micro-optimization eflags

Can two fuseable pairs be decoded in the same clock cycle?

assembly x86 cpu intel cpu-architecture

Which architecture to call Non-uniform memory access (NUMA)?

cpu intel cpu-architecture numa

Why does the 80x87 instruction set use a "stack-based" design?

assembly x86 cpu-architecture instruction-set x87

When accessing memory, will the page table accessed/dirty bit be set under a cache hit situation?

cpu-architecture cpu-cache mmu page-tables

Conflict Miss v/s Compulsory Miss

caching memory-management cpu-architecture

CPU cache: does the distance between two address needs to be smaller than 8 bytes to have cache advantage?

caching cpu-architecture cpu-cache

Is processor can do memory and arithmetic operation at the same time?

assembly x86 cpu-architecture

Does memory fencing blocks threads in multi-core CPUs?

multithreading x86 cpu-architecture multicore memory-barriers

Is it possible for the RESOURCE_STALLS.RS event to occur even when the RS is not completely full?

performance x86 intel cpu-architecture intel-pmu

RISCV: how the branch intstructions are calculated?

cpu cpu-architecture riscv alu riscv32

Is there any way to write for Intel CPU direct core-to-core communication code?

assembly x86 cpu intel cpu-architecture

Why doesn't RFO after retirement break memory ordering?

assembly x86-64 cpu-architecture cpu-cache rfo

Cortex M4 LDR/STR timing

performance assembly arm cpu-architecture cortex-m

How to find number of conflict misses in a cache simulator

caching memory cpu-architecture computer-architecture cpu-cache
« Newer Entries Older Entries »