Logo Questions Linux Laravel Mysql Ubuntu Git Menu
HTML CSS JAVASCRIPT SQL PYTHON PHP BOOTSTRAP JAVA JQUERY R React Kotlin
 

New posts in x86

How to convert 32-bit float to 8-bit signed char? (4:1 packing of int32 to int8 __m256i)

c x86 simd intrinsics avx2

Does aligning memory on particular address boundaries in C/C++ still improve x86 performance?

c++ c performance x86 latency

Why is POP slow when using register R12?

performance x86 intel cpu-architecture micro-optimization

Do x86/x64 chips still use microprogramming?

x86 64-bit intel cpu-architecture microcoding

How many byes is each instruction compiled to in x86 assembly?

assembly x86 gnu-assembler instruction-set

Using AVX instructions disables exp() optimization?

visual-c++ x86 exp avx

Why makecontext does not work with pthreads

c linux x86 pthreads coroutine

How to calculate MIPS of my processor?

performance architecture x86 preprocessor performance-testing

x86 Can push/pop be less than 4 bytes? [duplicate]

memory assembly x86 stack

How to compile this program with inline asm?

c gcc assembly x86 inline-assembly

What is the difference between MOVDQA and MOVNTDQA, and VMOVDQA and VMOVNTDQ for WB/WC marked region?

assembly x86 sse simd avx

AVX2 VPSHUFB emulation in AVX

x86 simd intrinsics avx

What comes after QWORD?

assembly x86 intel terminology

What does F in FWORD stand for?

assembly x86 definition word low-level

Creating a C function without compiler generated prologue/epilogue & RET instruction?

c gcc assembly x86 nasm

Does a hyper-threaded core share MMU and TLB?

x86 cpu-architecture tlb mmu hyperthreading

Difference between .dynamic .dynsym and .dynstr in an ELF executable

linux x86 elf

How do the store buffer and Line Fill Buffer interact with each other?

x86 cpu-architecture cpu-cache micro-architecture cpu-mds

Integer Overflow problem

assembly x86

_mm_alignr_epi8 (PALIGNR) equivalent in AVX2

x86 simd intrinsics avx avx2
« Newer Entries Older Entries »