Logo Questions Linux Laravel Mysql Ubuntu Git Menu
HTML CSS JAVASCRIPT SQL PYTHON PHP BOOTSTRAP JAVA JQUERY R React Kotlin
 

New posts in x86

What are the microarchitectural details behind MSBDS (Fallout)?

security x86 cpu-architecture speculative-execution cpu-mds

Is it possible to wake up intel cores with INIT-SIPI-SIPI sequence with all cores in real mode?

assembly x86 dos multicore fasm

Compare two __m128i values for total order

c++ x86 x86-64 simd intrinsics

x86 instruction set roadmap

assembly x86 opcode

a Simple "Hello World" Inline Assembly language Program in C/C++

c assembly x86 inline-assembly

How many assembly languages are there [closed]

assembly x86

How to receive L1, L2 & L3 cache size using CPUID instruction in x86

caching x86 intel cpu-cache cpuid

How to store lower or higher values from AVX/AVX2(YMM) register to memory like the SSE movlps/movhps does?

x86 sse simd avx avx2

Math.Atan2 and FPATAN

c# .net x86 trigonometry

Assembly syntax for masked vector Intel AVX-512 instructions

x86 inline-assembly icc intel-mic intel

When can the CPU ignore the LOCK prefix and use cache coherency?

multithreading caching concurrency x86 cpu

Startup of Winforms program 10x slower under x64 relative to x86

c# winforms performance x86 64-bit

How do I force gcc to call a function directly in PIC code?

c gcc x86 position-independent-code plt

Are RMW instructions considered harmful on modern x86?

assembly optimization x86 intel

Does `xchg` encompass `mfence` assuming no non-temporal instructions?

multithreading assembly x86 intel memory-barriers

Why wasn't MASKMOVDQU extended to 256-bit and 512-bit stores?

caching x86 intel cpu-architecture

Why does using MFENCE with store instruction block prefetching in L1 cache?

performance x86 intel memory-barriers prefetch

32-byte aligned routine does not fit the uops cache

performance assembly x86 intel cpu-architecture

Is the address checked by the memory alignment check mechanism a effective address, a linear address or a physical address?

assembly x86 memory-alignment osdev memory-segmentation

x86: ZF not always updated by AND?

assembly x86
« Newer Entries Older Entries »