Questions
Linux
Laravel
Mysql
Ubuntu
Git
Menu
HTML
CSS
JAVASCRIPT
SQL
PYTHON
PHP
BOOTSTRAP
JAVA
JQUERY
R
React
Kotlin
×
Linux
Laravel
Mysql
Ubuntu
Git
New posts in x86
What's the relative speed of floating point add vs. floating point multiply
Sep 03, 2022
floating-point
x86
mips
numerical-computing
flops
x86 Assembly pushl/popl don't work with "Error: suffix or operands invalid"
Apr 03, 2021
assembly
x86
x86-64
What's the purpose of the rotate instructions (ROL, RCL on x86)?
Sep 03, 2022
assembly
x86
cpu-architecture
bit-shift
instruction-set
What are CLD and STD for in x86 assembly language? What does DF do?
Sep 03, 2022
assembly
x86
Differences Between ARM Assembly and x86 Assembly [closed]
Sep 03, 2022
assembly
embedded
x86
arm
Crash with icc: can the compiler invent writes where none existed in the abstract machine?
Dec 08, 2020
c++
x86
language-lawyer
simd
icc
intel
Physical or virtual addressing is used in processors x86/x86_64 for caching in the L1, L2 and L3?
Sep 03, 2022
caching
x86
virtual-memory
tlb
virtual-address-space
How expensive is it to convert between int and double?
Sep 03, 2022
c++
x86
c++-cli
x86-64
micro-optimization
What do the E and R prefixes stand for in the names of Intel 32-bit and 64-bit registers?
Aug 29, 2022
assembly
x86
64-bit
x86-64
cpu-registers
What x86 register denotes source location in movsb instruction?
Sep 03, 2022
assembly
x86
cpu-registers
What is the size of float and double in C and C++? [duplicate]
Sep 03, 2022
c++
c
floating-point
x86
64-bit
How to check if compiled code uses SSE and AVX instructions?
Oct 04, 2022
c++
assembly
x86
g++
simd
Cycles/cost for L1 Cache hit vs. Register on x86?
Sep 03, 2022
performance
x86
cpu-architecture
cpu-cache
micro-optimization
Intel x86 vs x64 system call
Sep 03, 2022
linux
assembly
x86
x86-64
interrupt
Is performance reduced when executing loops whose uop count is not a multiple of processor width?
Sep 10, 2022
performance
assembly
x86
cpu-architecture
micro-optimization
x86 assembly abs() implementation?
Sep 06, 2022
assembly
x86
In what situation would the AVX2 gather instructions be faster than individually loading the data?
Sep 14, 2021
assembly
optimization
x86
vectorization
avx2
Why do virtual memory addresses for linux binaries start at 0x8048000?
Aug 30, 2022
linux
x86
elf
memory-layout
intel
Lost Cycles on Intel? An inconsistency between rdtsc and CPU_CLK_UNHALTED.REF_TSC
Aug 31, 2019
performance
x86
x86-64
cpu-architecture
rdtsc
Atomicity on x86
Sep 02, 2022
c++
multithreading
x86
atomic
memory-barriers
« Newer Entries
Older Entries »