Questions
Linux
Laravel
Mysql
Ubuntu
Git
Menu
HTML
CSS
JAVASCRIPT
SQL
PYTHON
PHP
BOOTSTRAP
JAVA
JQUERY
R
React
Kotlin
×
Linux
Laravel
Mysql
Ubuntu
Git
New posts in x86
What do the CFI directives mean? (and some more questions)
Sep 12, 2022
c++
c
gcc
assembly
x86
What does "short" jump mean in assembly language?
Nov 07, 2022
assembly
x86
disassembly
intel
SSE: Difference between _mm_load/store vs. using direct pointer access
Jun 22, 2021
x86
sse
simd
Assembler library for .NET, assembling runtime-variable strings into machine code for injection
Apr 15, 2021
c#
assembly
x86
Any CPU dependent on C++/CLI dependent on native C dll (any cpu for c++/cli)
Oct 13, 2022
c#
c
c++-cli
64-bit
x86
What do 'instruction prefixes' mean in modern x86
Jul 25, 2022
assembly
x86
prefix
Haswell memory access
Sep 12, 2022
performance
x86
cpu-architecture
avx2
intel-pmu
inlining failed in call to always_inline ‘_mm_mullo_epi32’: target specific option mismatch
Nov 22, 2021
c
cmake
x86
sse
simd
Advice for learning Linux x86-64 assembly & documentation [closed]
Oct 22, 2022
documentation
assembly
x86
x86-64
doc
What should I know when switching from MIPS to x86 assembly?
Sep 12, 2022
assembly
x86
mips
Why did Intel change the static branch prediction mechanism over these years?
Oct 01, 2022
x86
compiler-construction
intel
cpu-architecture
branch-prediction
Why doesn't clang use memory-destination x86 instructions when I compile with optimization disabled? Are they efficient?
Aug 22, 2022
c
assembly
x86
clang
compiler-optimization
Is ADD 1 really faster than INC ? x86 [duplicate]
Aug 12, 2022
performance
optimization
assembly
x86
What does OFFSET in 16 bit assembly code mean?
Aug 16, 2022
assembly
x86
masm
x86-16
16-bit
What is the practical difference between the SI and DI registers?
Apr 01, 2019
assembly
x86
cpu-registers
Getting cpu cycles using RDTSC - why does the value of RDTSC always increase?
Oct 14, 2022
linux
assembly
x86
cpu-usage
rdtsc
x86, difference between BYTE and BYTE PTR
Oct 09, 2022
assembly
x86
nasm
masm
Branch target prediction in conjunction with branch prediction?
Sep 06, 2022
x86
cpu-architecture
branch-prediction
When to do or not do INVLPG, MOV to CR3 to minimize TLB flushing
Nov 07, 2022
x86
paging
x86-64
virtual-memory
tlb
How does the GCC implementation of modulo (%) work, and why does it not use the div instruction?
Aug 18, 2022
gcc
assembly
optimization
x86
« Newer Entries
Older Entries »