Logo Questions Linux Laravel Mysql Ubuntu Git Menu
 

New posts in x86

Is the TLB shared between multiple cores?

Why does this difference in asm matter for performance (in an un-optimized ptr++ vs. ++ptr loop)?

How many pipeline stages does the Intel Core i7 have? [duplicate]

x86 pipeline

Running 32 bit assembly code on a 64 bit Linux & 64 bit Processor : Explain the anomaly

linux assembly gdb x86 x86-64

CPU cache behaviour/policy for file-backed memory mappings?

Shift a __m128i of n bits

c x86 sse simd sse2

What is the difference between assembly on mac and assembly on linux?

macos gcc assembly x86 x86-64

What is the stack engine in the Sandybridge microarchitecture?

How can the L1, L2, L3 CPU caches be turned off on modern x86/amd64 chips?

Understanding the impact of lfence on a loop with two long dependency chains, for increasing lengths

Protected Mode Keyboard Access on x86 Assembly

What Does Windows Do Before Main() is Called?

Why REP LODS AL instruction exists?

assembly x86 intel amd

How is the BIOS ROM mapped into address space on PC?

embedded x86 cpu bios

what does the cmpq instruction do?

assembly x86 x86-64

Copying a bool from a parameter to a global - comparing compilers output

DMA transfer RAM-to-RAM

c windows x86 dma

Prohibit unaligned memory accesses on x86/x86_64

What are these seemingly-useless callq instructions in my x86 object files for?

How to do an atomic increment and fetch in C?

c linux x86 atomic intel