Logo Questions Linux Laravel Mysql Ubuntu Git Menu
HTML CSS JAVASCRIPT SQL PYTHON PHP BOOTSTRAP JAVA JQUERY R React Kotlin
 

New posts in x86

What does the PIC register (%ebx) do?

c++ gcc assembly x86 cpu-registers

Complex Mul and Div using sse Instructions

x86 sse simd complex-numbers

pop or add esp, 4 ? What is the difference?

assembly x86 stack-memory stack-pointer

Analizing MIPS binaries: is there a Python library for parsing binary data?

python x86 mips elf dwarf

Out of Order Execution and Memory Fences

c x86 cpu memory-barriers memory-fences

Why does GCC emit "lea" instead of "sub" for subtraction?

gcc assembly x86 compiler-optimization gnu-assembler

Why does integer division by -1 (negative one) result in FPE?

c gcc x86 arm64 floating-point-exceptions

Does the ret instruction add 4 to esp register?

assembly x86 return instructions stack-pointer

What is the purpose of SUB Instruction?

assembly x86

Differences among various interrupts: SCI, SMI, NMI, and normal Interrupt

x86 interrupt interrupt-handling

SSE: convert short integer to float

x86 sse simd

Referencing the contents of a memory location. (x86 addressing modes)

assembly x86 masm addressing-mode

How to disassemble 16-bit x86 boot sector code in GDB with "x/i $pc"? It gets treated as 32-bit

assembly x86 gdb qemu disassembly

Understanding the purpose of some assembly statements

c assembly x86 intel

Relative performance of x86 inc vs. add instruction

performance assembly optimization x86 increment

Assembly Segments in opcodes

assembly x86 masm addressing-mode memory-segmentation

Is my macbook pro x86 linux or x86_64 darwin? [closed]

x86 x86-64 platform

Is a shift instruction faster than an IMUL instruction?

assembly optimization x86

How to get GCC to use more than two SIMD registers when using intrinsics?

gcc assembly x86 sse simd
« Newer Entries Older Entries »