Logo Questions Linux Laravel Mysql Ubuntu Git Menu
HTML CSS JAVASCRIPT SQL PYTHON PHP BOOTSTRAP JAVA JQUERY R React Kotlin
 

New posts in memory-barriers

Does .awaitTermination() establish happens-before with work done in the executor?

java concurrency executorservice memory-barriers happens-before

Copy on Write with shared_ptr

c++ c++17 memory-barriers copy-on-write

C11 Atomic Acquire/Release and x86_64 lack of load/store coherence?

c x86-64 memory-barriers memory-model stdatomic

GCC reordering up across load with `memory_order_seq_cst`. Is this allowed?

c++ gcc memory-barriers stdatomic seqlock

Do spin locks always require a memory barrier? Is spinning on a memory barrier expensive?

lock-free spinlock memory-barriers barrier

Implementing an acquire for a release from Unsafe.putOrdered*()?

java multithreading concurrency memory-barriers memory-model

Why flush the pipeline for Memory Order Violation caused by other logical processors?

assembly x86 cpu-architecture memory-barriers speculative-execution

Example of C++ "Memory barrier" [duplicate]

c++ multithreading volatile memory-barriers

Memory barriers force cache coherency?

multithreading caching cpu-architecture multicore memory-barriers

Why does GCC use mov/mfence instead of xchg to implement C11's atomic_store?

c gcc atomic memory-barriers

Why don't we need volatile with StampedLock?

java multithreading java-8 volatile memory-barriers

Understanding Linux Kernel Circular Buffer

linux concurrency circular-buffer memory-barriers

How is load->store reordering possible with in-order commit?

arm cpu-architecture memory-barriers

memory barrier and cache flush

c caching memory-barriers

VarHandle get/setOpaque

java jvm-hotspot memory-barriers java-12

Volatile and Thread.MemoryBarrier in C#

c# memory-management nonblocking volatile memory-barriers

Out of Order Execution and Memory Fences

c x86 cpu memory-barriers memory-fences

Does C++11 guarantee memory ordering between a release fence and a consume operation?

c++ memory-barriers memory-model stdatomic relaxed-atomics

Is it possible that a store with memory_order_relaxed never reaches other threads?

c++ c++11 memory-barriers relaxed-atomics
« Newer Entries Older Entries »