Logo Questions Linux Laravel Mysql Ubuntu Git Menu
 

New posts in intel

Placing an instruction in the address pointed by the reset vector using times and align NASM directives

intel assembly x86 nasm osdev

Access to PIT (?) IO ports 44h and 46h - what do those ports do?

Building an executable shared library with ifort

Why would one use "ret" instead of "call" to call a method?

Why doesn't the same generated assembler code lead to the same output?

Visual Studio 6 Processor Pack compatibility

AMD multi-core programming

packing 10 bit values into a byte stream with SIMD [duplicate]

Shortest Intel x86-64 opcode for rax=1?

Read-write thread-safe smart pointer in C++, x86-64

How is linux simultaneously 32bit and 64bit? Or is that something handled in glibc?

Why is RDTSC a virtualized instruction on modern processors?

Meaning of "ds:" in assembly language

assembly x86 intel

SSE: unaligned load and store that crosses page boundary

What is the Linux process kernel stack state at process creation?

linux x86 stack kernel state intel

Cost of a page fault trap

MUL function in assembly

What are the differences between Intel TBB and Microsoft PPL?

Divide and Get Remainder at the same time?

x86 modulo divide intel

Why does GCC use multiplication by a strange number in implementing integer division?