Logo Questions Linux Laravel Mysql Ubuntu Git Menu
HTML CSS JAVASCRIPT SQL PYTHON PHP BOOTSTRAP JAVA JQUERY R React Kotlin
 

New posts in assembly

Understanding the behavior of $ Location Counter - var1 DWORD $ assembles to start of data section in MASM, not start of line

assembly x86 masm memory-address

Why is program counter incremented by 1 if memory organised as word and by 2 in case of bytes?

assembly memory cpu-architecture

Is 0x0000:0x7000 a unsafe address to load your kernel? Or is it just qemu annoying me

assembly x86-16 bootloader osdev 16-bit

Is there a subset of assembler language which is platform-independent?

c assembly inline-assembly

how can 2 assembly programs use the same register

assembly cpu-registers

How can I resolve RISC-V assembly pseudo instructions to true RISC-V instructions?

assembly riscv instructions

Getting the PC value in ARM assembly

windows-mobile assembly arm

undefined reference to `_GLOBAL_OFFSET_TABLE_' in gcc 32-bit code for a trivial function, freestanding OS

c gcc assembly osdev got

What does the assembly instruction trap do?

assembly basic nios

68000 Assembly – Build a String from Characters *not* Present in Another & Return Its Length (stack-passed params)

assembly optimization micro-optimization motorola 68000

Why prefer NOPs to unconditional jumps?

assembly optimization branch-prediction no-op

Is it valid for the Stack Pointer and Frame pointer to point to the same address in ARM 64?

assembly cpu-registers arm64 stack-frame stack-pointer

ARM, GNU assembler: how to pass "array" arguments to execve()?

linux assembly arm shellcode execve

gdb without gcc

linux assembly gdb

INT vs CALL on Asm instructions

assembly x86 nasm

How to port pgm_read_byte macro (AVR-GCC) to Mircrochip C18 Compiler?

c assembly embedded avr avr-gcc

Difference between ARM ADD with 2 or 3 operands?

assembly syntax arm addition cpu-registers

Access of struct member faster if located <128 bytes from start?

assembly x86 micro-optimization

Why is acquire semantics only for reads, not writes? How can an LL/SC acquire CAS take a lock without the store reordering with the critical section?

assembly cpu-architecture stdatomic compare-and-swap spinlock

ARM: Why only 12 bits for immediate constants?

assembly arm cpu-architecture instruction-set immediate-operand
« Newer Entries Older Entries »