Questions
Linux
Laravel
Mysql
Ubuntu
Git
Menu
HTML
CSS
JAVASCRIPT
SQL
PYTHON
PHP
BOOTSTRAP
JAVA
JQUERY
R
React
Kotlin
×
Linux
Laravel
Mysql
Ubuntu
Git
New posts in intel
How to read the Intel Opcode notation
Sep 04, 2022
assembly
x86
intel
opcode
machine-code
Is double read atomic on an Intel architecture?
Feb 24, 2022
c#
.net
intel
What is the latency and throughput of the RDRAND instruction on Ivy Bridge?
Sep 03, 2022
assembly
intel
rdrand
Can one construct a "good" hash function using CRC32C as a base?
Sep 18, 2022
hash
intel
sse
crc32
What is the purpose of CS and IP registers in Intel 8086 assembly?
Sep 02, 2022
x86
intel
x86-16
ASM: MASM, NASM, FASM?
Sep 02, 2022
assembly
intel
nasm
masm
fasm
What does Intel mean by "retired"?
Aug 21, 2021
performance
x86
x86-64
intel
Do Intel and AMD processor have the same assembler?
Sep 02, 2022
c
x86
intel
compatibility
amd-processor
Does my AMD-based machine use little endian or big endian?
Sep 01, 2022
c
x86
intel
endianness
amd-processor
Why is floor() so slow?
Sep 01, 2022
c
performance
visual-c++
x86
intel
Running Intel® HAXM installer takes forever with Android Studio Setup Wizard on Windows 10
Nov 11, 2022
android
windows
react-native
intel
haxm
Significant FMA performance anomaly experienced in the Intel Broadwell processor
Oct 18, 2022
performance
assembly
x86
intel
fma
Why is Intel Haswell XEON CPU sporadically miscomputing FFTs and ART?
Sep 25, 2022
intel
cpu-architecture
processor
avx2
Intel x86 Opcode Reference?
Aug 31, 2022
assembly
x86
intel
opcode
Intel HAXM on macOS high sierra (10.13)
Aug 13, 2022
android
emulation
intel
Intel SSE and AVX Examples and Tutorials [closed]
Aug 31, 2022
intel
sse
vectorization
avx
Why use _mm_malloc? (as opposed to _aligned_malloc, alligned_alloc, or posix_memalign)
Aug 30, 2022
c
memory-management
intel
dynamic-memory-allocation
C code loop performance
Aug 30, 2022
c
performance
intel
instructions
assembly
How to check if Intel Virtualization is enabled without going to BIOS in Windows 10 [closed]
Sep 16, 2022
windows
windows-10
x86-64
intel
virtualization
How exactly do partial registers on Haswell/Skylake perform? Writing AL seems to have a false dependency on RAX, and AH is inconsistent
Apr 05, 2019
assembly
x86
intel
cpu-architecture
micro-optimization
« Newer Entries
Older Entries »