Logo Questions Linux Laravel Mysql Ubuntu Git Menu
HTML CSS JAVASCRIPT SQL PYTHON PHP BOOTSTRAP JAVA JQUERY R React Kotlin
 

New posts in intel

Size of store buffers on Intel hardware? What exactly is a store buffer?

performance assembly x86 intel cpu-architecture

x86-64 canonical address?

assembly x86-64 intel memory-address virtual-address-space

C++/compilation : is it possible to set the size of the vptr (global vtable + 2 bytes index)

c++ compilation g++ intel vptr

Enabling intel virtualization (VT-X) without option in BIOS [closed]

android intel virtualization bios haxm

Loop unrolling to achieve maximum throughput with Ivy Bridge and Haswell

c++ x86 intel sse avx

Memory alignment on a 32-bit Intel processor

memory x86 alignment 32-bit intel

VirtualBox - Kernel requires an x86-64 cpu but only detected an i686 cpu

virtualbox x86-64 intel ubuntu-14.04

Is the Intel Xeon Phi usable without a costly Intel Compiler?

compiler-construction parallel-processing hardware intel intel-mic

Strange JIT pessimization of a loop idiom

java cpu intel microbenchmark jmh

Why is XCHG reg, reg a 3 micro-op instruction on modern Intel architectures?

performance assembly x86 intel

Android emulator system images and AMD processor

android android-emulator arm mips intel

Enabling floating point interrupts on Mac OS X Intel

macos intel interrupt floating-point-exceptions

What are "non-virtualizable" instructions in x86 architecture?

x86 intel virtualization computer-architecture xen

Understanding %rip register in intel assembly

assembly x86-64 intel mov addressing-mode

Why did Intel change the static branch prediction mechanism over these years?

x86 compiler-construction intel cpu-architecture branch-prediction

How are the gather instructions in AVX2 implemented?

intel ram simd avx avx2

How many instructions are there on x86 today? [closed]

assembly x86 64-bit intel amd-processor

How do Intel Xeon CPUs write to memory?

caching optimization x86 intel cpu-cache

How much should I worry about the Intel C++ compiler emitting suboptimal code for AMD?

c++ optimization compiler-construction intel amd-processor

Branch alignment for loops involving micro-coded instructions on Intel SnB-family CPUs

performance assembly x86 intel micro-optimization
« Newer Entries Older Entries »