Logo Questions Linux Laravel Mysql Ubuntu Git Menu
HTML CSS JAVASCRIPT SQL PYTHON PHP BOOTSTRAP JAVA JQUERY R React Kotlin
 

New posts in intel

Is there any ARM equivalent of Intel IPP?

performance arm intel intel-ipp

Development PC: AMD vs Intel and 32-bit vs 64-bit

64-bit intel 32-bit amd-processor

Do 128bit cross lane operations in AVX512 give better performance?

performance x86 intel avx avx512

Global Descriptor Table

windows operating-system x86 intel

How can x86 bsr/bsf have fixed latency, not data dependent? Doesn't it loop over bits like the pseudocode shows?

performance assembly x86 intel cpu-architecture

C++ inline assembly (Intel compiler): LEA and MOV behaving differently in Windows and Linux

c++ c linux assembly intel

Keep target address of load in register until instruction is retired

c assembly intel cpu-registers performancecounter

Why does my AMD CPU have trouble compiling applications?

c++ visual-studio-2008 intel

What might cause the same SSE code to run a few times slower in the same function?

c++ optimization intel sse intel-vtune

Does Skylake need vzeroupper for turbo clocks to recover after a 512-bit instruction that only reads a ZMM register, writing a k mask?

assembly x86 intel micro-optimization avx512

Why doesn't MS-DOS initialize the DS and ES registers?

assembly dos intel masm x86-16

pthread vs intel TBB and their relation to OpenMP?

c++ multithreading pthreads openmp intel

Core profile vs version string? Only getting GLSL 1.3/OGL 3.0 in mesa 10.0.1

c++ opengl graphics glsl intel

Where is the load barrier for the volatile statement?

java multithreading assembly intel

Does vzeroall zero registers ymm16 to ymm31?

assembly x86 intel avx avx512

Is this clock tick suitable on Intel i3?

c++ performance intel performancecounter

CPU/Intel OpenCL performance issues, implementation questions

opencl cpu intel vectorization hyperthreading

sin(x) only returns 4 different values for moderately large input on GLSL fragment shader, Intel HD4000

opengl glsl intel trigonometry

How can I add together two SSE registers

c++ c intel sse avx2

What are the costs of failed store-to-load forwarding on x86?

x86 intel cpu-architecture micro-optimization amd-processor
« Newer Entries Older Entries »