rick questions

rick answers

• Variable length std_logic_vector initialization in VHDL
• create ++ operator in VHDL
• what is #define equivalent in VHDL
• VHDL - Adding two 8-bit vectors into a 9-bit vector