ferdepe questions

• When do you use a block statement in a VHDL design and when do you not?
• Default structure alignment for 32 bit processor word
• Convert enum type to std_logic_vector VHDL

ferdepe answers