Logo Questions Linux Laravel Mysql Ubuntu Git Menu
HTML CSS JAVASCRIPT SQL PYTHON PHP BOOTSTRAP JAVA JQUERY R React Kotlin
 

New posts in x86

Is it possible to dereference something inside of a dereference in assembly?

assembly x86 masm dereference

Instruction reordering in x86 / x64 asm - performance optimisation with latest CPUs

assembly optimization x86 x86-64 micro-optimization

Unknown meaning of colon ( : ) in assembly instruction

assembly x86 x86-64 disassembly

Would buffering cache changes prevent Meltdown?

caching x86 cpu cpu-architecture cpu-cache

GCC inline assembly with stack operation

assembly gcc x86 inline-assembly stack-memory

Multishift operation

c++ x86 bit-manipulation bitwise-operators bmi

Can I get a int from my EAX/RAX to a register of the FPU like st0?

assembly x86 nasm fpu

Is a mov to a segmentation register slower than a mov to a general purpose register?

assembly x86 cpu-architecture memory-segmentation cpu-cycles

How to use XACQUIRE, XRELEASE Hardware Lock Elision (HLE) prefix hints?

assembly x86 x86-64 intel cpu-architecture

Assembly Instructions: AAA

assembly x86 x86-16 bcd 80286

Why can't mov set CS, the code segment register, even though it can set others?

assembly x86 memory-segmentation

Instruction FYL2XP1

assembly x86 floating-point instructions x87

How can I determine the result in AX after MOV and LEA instructions

assembly x86 x86-16 real-mode

Why is there a memory space between my function local variables in the stack?

c++ c x86 gdb

Is there a way to get the list of all BIOS interrupts present on the current system programmatically?

assembly x86 bios real-mode

Is segmentation completely not used in x64?

x86 operating-system x86-64 memory-segmentation

Why does my data section appear twice in the compiled binary? Ubuntu, x86, nasm, gdb, reaelf

assembly x86 gdb nasm shellcode

Is it possible to predict a stack overflow in C on Linux?

c linux x86 alloca

Windows development: x86 to x64 transition

c++ windows x86 64-bit

Why does this 'hello world' x86 bootloader code written for NASM work without the [BITS 16] and [ORG 0x7C00] directives?

x86 nasm assembly bootloader
« Newer Entries Older Entries »