Logo Questions Linux Laravel Mysql Ubuntu Git Menu
HTML CSS JAVASCRIPT SQL PYTHON PHP BOOTSTRAP JAVA JQUERY R React Kotlin
 

New posts in sse

Using SSE instructions

c++ optimization assembly processor sse

Why is my hand-tuned, SSE-enabled code so slow?

c++ optimization opencv sse

What are the best instruction sequences to generate vector constants on the fly?

assembly x86 sse simd avx

best cross-platform method to get aligned memory

c++ c performance sse memory-alignment

Can one construct a "good" hash function using CRC32C as a base?

hash intel sse crc32

Are different mmx, sse and avx versions complementary or supersets of each other?

x86 sse avx mmx

SSE instructions: which CPUs can do atomic 16B memory operations?

concurrency x86 thread-safety atomic sse

Difference between MOVDQA and MOVAPS x86 instructions?

assembly x86 sse simd mov intel

Intel SSE and AVX Examples and Tutorials [closed]

intel sse vectorization avx

What does ordered / unordered comparison mean?

assembly x86 floating-point sse intel

Why is strcmp not SIMD optimized?

c++ sse simd strcmp sse2

AVX2 what is the most efficient way to pack left based on a mask?

c++ vectorization sse simd avx2

Why does mulss take only 3 cycles on Haswell, different from Agner's instruction tables? (Unrolling FP loops with multiple accumulators)

c assembly x86 sse micro-optimization

Using AVX intrinsics instead of SSE does not improve speed -- why?

c++ performance gcc sse avx

How to use Fused Multiply-Add (FMA) instructions with SSE/AVX

c sse cpu-architecture avx fma

How to determine if memory is aligned?

c optimization memory sse simd

Getting started with Intel x86 SSE SIMD instructions

c gcc x86 sse simd

Why is this SSE code 6 times slower without VZEROUPPER on Skylake?

performance x86 intel sse avx

How is a vector's data aligned?

c++ vector sse memory-alignment allocator

SSE intrinsic functions reference

c++ c gcc sse simd
« Newer Entries Older Entries »