Logo Questions Linux Laravel Mysql Ubuntu Git Menu
HTML CSS JAVASCRIPT SQL PYTHON PHP BOOTSTRAP JAVA JQUERY R React Kotlin
 

New posts in intel

Better than 100ns resolution timers in Windows

intel

On x86-64, is the “movnti” or "movntdq" instruction atomic when system crash?

intel

Conditional move (cmov) for AVX vector registers based on scalar integer condition?

intel

The implementation of Linux kernel current macro

intel c linux linux-kernel x86

Differences between x86/x64/ia64 memory models on .NET

intel

Performance penalty with executing x86 instructions stored in the data segment?

intel performance caching x86 alignment execution

Is ARM a more secure instruction set?

intel

Are the Intel compilers worth it?

intel compiler-construction

C++ memory alignment question

intel c++ gcc alignment icc visual-studio

Explain how the AF flag works in an x86 instructions?

intel c assembly x86 x86-16

Intel C++ Compiler understanding what optimization is performed

intel c++ optimization compiler-construction

.Net2 assemblies hosted in .Net4 app perform better in x86 than in AnyCpu mode?

intel .net winforms performance x86 anycpu

x87 FPOP and FCOM instructions - how do these work?

intel c assembly x86 x87

Mapped memory and SSE

intel assembly sse memory-mapping

How to do an atomic increment and fetch in C?

c linux x86 atomic intel

How does assembly do parameter passing: by value, reference, pointer for different types/arrays?

c++ c arrays assembly x86 intel

Is it worth bothering to align AVX-256 memory stores?

performance assembly x86-64 memory-alignment avx intel

How encode a relative short jmp in x86

assembly x86 x86-64 intel

How to count clock cycles with RDTSC in GCC x86? [duplicate]

c++ c gcc x86 rdtsc intel

pop Instruction not supported in 64-bit mode using NASM?

intel
« Newer Entries Older Entries »