Logo Questions Linux Laravel Mysql Ubuntu Git Menu
HTML CSS JAVASCRIPT SQL PYTHON PHP BOOTSTRAP JAVA JQUERY R React Kotlin
 

New posts in cpu-architecture

Why is it not possible to read an unaligned word in one step?

hardware memory-address cpu-architecture memory-alignment address-bus

Why does std::atomic_compare_exchange update the expected value?

c++ multithreading cpu-architecture atomic compare-and-swap

Regarding instruction ordering in executions of cache-miss loads before cache-hit stores on x86

x86 cpu-architecture memory-model

MIPS pipeline timing diagram

mips pipeline cpu-architecture

Why is this jump instruction so expensive when performing pointer chasing?

pointers assembly x86 cpu-architecture perf

Is it possible to implement subroutine call without a stack nor indirect addressing?

assembly cpu-architecture subroutine machine-code instruction-set

Why are 'opcode' field and 'funct' field apart in MIPS?

mips cpu-architecture instruction-set opcode instruction-encoding

Why should prefetch queue be invalidated after entering protected mode?

assembly x86 cpu-architecture protected-mode

gcc using `lea` instead of `add`

assembly gcc x86-64 addition cpu-architecture

What is a "Logical CPU Core"

operating-system cpu cpu-architecture multicore hyperthreading

What is WAW Hazard?

assembly pipeline cpu-architecture microprocessors

x86 Hyper-threading clarification on cache miss

multithreading cpu cpu-architecture hyperthreading

How does branch prediction interact with the instruction pointer

assembly x86 cpu cpu-architecture branch-prediction

Architecture and microarchitecture

system cpu cpu-architecture micro-architecture

Data Scrambling Purpose

cpu-architecture

Are "Protection rings" and "CPU modes" the same thing?

operating-system cpu cpu-architecture cpu-registers

how do i get the cpu information for my computer i.e functional units/latency etc

assembly x86 cpu-architecture micro-architecture

How does Java Handle Endianess when running on Little Endian CPU Architectures?

java performance cpu-architecture endianness openj9

How does DC PMM (memory mode) cache coherence behave?

x86 intel cpu-architecture cpu-cache persistent-memory

How is the bootstrap processor (BSP) selected on Intel ring and mesh architectures

x86 intel cpu-architecture boot multicore
« Newer Entries Older Entries »