Logo Questions Linux Laravel Mysql Ubuntu Git Menu
HTML CSS JAVASCRIPT SQL PYTHON PHP BOOTSTRAP JAVA JQUERY R React Kotlin
 

New posts in assembly

How to push a 64bit int in NASM?

assembly x86-64 nasm

MIPS jump and branch instructions range

assembly mips machine-code

What does ESP mean in assembly? [duplicate]

architecture syntax assembly preprocessor cpu-registers

MSP430 assembly instructions

assembly processor msp430

What does $ mean in MIPS assembly? [closed]

assembly mips

Is it possible to detect the CPU architecture from machine code?

assembly x86 arm x86-64

unusual behaviour in delphi assembly block

delphi assembly instance-variables basm

Newline in 8086 assembly language: my text prints stair-stepped

assembly dos x86-16

Cross Platform/Architecture Assembly Language

assembly architecture programming-languages cross-platform bytecode

What do the abbriviations (Rn, Rd, ...) in the instruction set of ARM mean?

assembly arm instruction-set instructions thumb

Declaring an empty destructor prevents the compiler from calling memmove() for copying contiguous objects

c++ gcc assembly optimization x86-64

How does the jump instruction in assembly work with multiple processes?

assembly operating-system

Why didn't Intel made the high order part of their CPUs' registers available?

assembly x86 cpu-registers

What part (specifically) of a native executable makes it non-portable?

assembly code-generation linker cpu-architecture

Why does the caller have to clear the stack in the cdecl calling convention?

c compiler-construction assembly stack calling-convention

What exactly does the 3 operand imul instruction do in ia-32 assembly?

assembly opcode instruction-set x86

Get the upper half of the EAX register

assembly x86

Mixing assembler code with c/c++

c++ c assembly

Is Zero Register 'zr' in aarch64 essentially ground?

assembly cpu-architecture cpu-registers arm64 zero

How exactly does the x86 LOOP instruction work?

loops assembly x86 instructions
« Newer Entries Older Entries »