Questions
Linux
Laravel
Mysql
Ubuntu
Git
Menu
HTML
CSS
JAVASCRIPT
SQL
PYTHON
PHP
BOOTSTRAP
JAVA
JQUERY
R
React
Kotlin
×
Linux
Laravel
Mysql
Ubuntu
Git
New posts in assembly
X86 64-bits Assembly Linux 'Hello World' linking issue
May 30, 2019
c
linux
assembly
x86-64
Executable Section Headers - Meaning and use?
Nov 14, 2022
assembly
exe
executable
portable-executable
conditional jumps -- comparing c code to assembly
Apr 20, 2022
c
assembly
x86
Can I pop from the middle of a stack?
Mar 04, 2022
assembly
x86
callstack
abi
red-zone
Does a zero change jump on x86 clear the instruction prefetch queue?
Jun 07, 2022
assembly
x86
When should I use size directives in x86?
Oct 22, 2022
assembly
x86
x86-64
directive
Why is there two sequential move to EAX under optimization build?
Feb 01, 2022
delphi
assembly
optimization
delphi-10.2-tokyo
how to get address of variable and dereference it in nasm x86 assembly?
Nov 08, 2022
pointers
assembly
x86
nasm
How does xchg work in Intel Assembly Language
Aug 31, 2022
assembly
x86
What does __asm volatile ("pause" ::: "memory"); do?
Oct 27, 2022
c++
assembly
parallel-processing
x86
inline-assembly
How do I link a C++ subroutine to an x86 assembly program?
May 24, 2022
c++
gcc
assembly
x86
nasm
Web Assembly (Wasm), garbage collection
Dec 10, 2018
performance
assembly
garbage-collection
webassembly
DMB instructions in an interrupt-safe FIFO
Dec 21, 2021
c
gcc
assembly
c11
atomic
What does movslq do?
Oct 28, 2022
assembly
x86-64
att
sign-extension
Intel IACA analyzer alters assembly?
Sep 15, 2022
assembly
simd
avx2
iaca
How to properly setup SS, BP and SP in x86 Real Mode?
Sep 05, 2022
assembly
x86
callstack
bios
Is it worse in any aspect to use the CMPXCHG instruction on an 8-bit field than on a 32-bit field?
Aug 31, 2022
c
assembly
x86
c11
instruction-set
What does 'REX' stand for in an x86-64 REX prefix?
Aug 22, 2022
assembly
x86
x86-64
intel
machine-code
Why BIOS need to compare a value in (seemly) randomized address to zero in the second instruction?
Apr 13, 2022
assembly
x86
qemu
bios
osdev
Mixed destination/source operand order in RISC-V assembly syntax
Oct 23, 2022
assembly
riscv
« Newer Entries
Older Entries »